View QS5805AB_457391.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

QS5805/A/B GUARANTEED LOW SKEW CMOS CLOCK DRIVER/BUFFER
INDUSTRIAL TEMPERATURE RANGE
GUARANTEED LOW SKEW CMOS CLOCK DRIVER/BUFFER
FEATURES:
- - - - - 10 CMOS outputs Monitor output Rail-to-rail output voltage swing Input hysteresis for better noise margin Guaranteed low skew: * 0.7ns output skew (same bank) * 0.8ns output skew (different banks) * 1.2ns part-to-part skew Std., A, and B speed grades Available in QSOP and SOIC packages
QS5805/A/B
DESCRIPTION
The QS5805 clock buffer/driver circuits can be used for clock buffering schemes where low skew is a key parameter. This device offers two banks of five non-inverting outputs. The QS5805 device provides low propagation delay buffering with on-chip skew of 0.7ns for same-transition, same-bank signals. The QS5805 is characterized for operation at -40C to +85C.
- -
FUNCTIONAL BLOCK DIAGRAM
OE A 5 IN A OA 5 OA 1
MON 5 IN B OB 5 OB 1
OE B
INDUSTRIAL TEMPERATURE RANGE
1
c 1999 Integrated Device Technology, Inc.
JULY 2000
DSC-4579/-
QS5805/A/B GUARANTEED LOW SKEW CMOS CLOCK DRIVER/BUFFER
INDUSTRIAL TEMPERATURE RANGE
PIN CONFIGURATION
VCCA OA1 OA2 OA3 GNDA OA4 OA5 GNDQ OEA INA 1 2 3 4 5 6 7 8 9 10 20 19 18 17 SO 20-2 16 SO 20-8 15 14 13 12 11 VCCB O B1 O B2 O B3 G NDB O B4 O B5 MON O EB INB
ABSOLUTE MAXIMUM RATINGS
Symbol VTERM(2) VTERM(3) VAC IOUT TSTG TJ Description Supply Voltage to Ground DC Output Voltage VOUT DC Input Voltage VIN AC Input Voltage (pulse width 20ns) DC Output Current VIN < 0 DC Output Current Max. Sink Current/Pin Storage Temperature Junction Temperature Max.
(1) Unit V V V V mA mA C C
- 0.5 to +7 - 0.5 to +7 - 0.5 to +7 -3 -20 120 - 65 to +150 150
QSOP/ SOIC TOP VIEW
NOTES: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. 2. Vcc Terminals. 3. All terminals except Vcc.
CAPACITANCE
QSOP Pins CIN COUT Typ. 4 7
(TA = +25OC, f = 1.0MHz, VIN = 0V)
SOIC 6 9 Typ. 5 7 Max. (1) 7 9 Unit pF pF Max. (1)
NOTE: 1. This parameter is guaranteed but not production tested.
PIN DESCRIPTION
Pin Names OEA, OEB INA, INB OAn, OBn MON I/O I I O O Description Output Enable Inputs Clock Inputs Clock Outputs Monitor Outputs (non-disable)
2
QS5805/A/B GUARANTEED LOW SKEW CMOS CLOCK DRIVER/BUFFER
INDUSTRIAL TEMPERATURE RANGE
DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified: Industrial: TA = -40C to +85C, VCC = 5.0V 10%, VHC = VCC - 0.2V, VLC = 0.2V
Symbol VIH VIL VIC VOH Parameter Input HIGH Voltage Input LOW Voltage Clamp Diode Voltage (3) Output HIGH Voltage Test Conditions Guaranteed Logic HIGH for All Inputs Guaranteed Logic LOW for All Inputs Vcc = Min., IIN = -18mA Vcc = Min., VIN = VIH or VIL, IOH = -300A Vcc = Min., VIN = VIH or VIL, IOH = -15mA Vcc = Min., VIN = VIH or VIL, IOH = -24mA VOL IIN IOZ IOFF IOS VT Output LOW Voltage Input Leakage Current Output Leakage Current Input Power Off Leakage Short Circuit Current Input Hysteresis
(2,3)
Min. 2 -- -- VHC 3.6 2.4 -- -- -- -- --
Typ.(1) -- -- -0.7 Vcc 4.3 3.8 GND 0.3 -- -- -- -- 0.2
Max. -- 0.8 -1.2 -- -- -- VLC 0.55 1 1 1 -- --
Unit V V V V V A A A mA V
Vcc = Min., VIN = VIH or VIL, IOL = 300A Vcc = Min., VIN = VIH or VIL, IOL = 64mA Vcc = Max., VIN = Vcc or GND Vcc = Max., VOUT = Vcc or GND Vcc = 0V, VIN = Vcc or GND Vcc = Max., VOUT = GND VTLH - VTHL for All Inputs
-60
--
NOTES: 1. Typical values are at VCC = 5.0V, TA = 25C. 2. Not more than one output should be used to test this high power condition. Duration is less than one second. 3. Guaranteed by design but not tested.
POWER SUPPLY CHARACTERISTICS
Symbol ICC ICC ICCD IC Parameter Quiescent Power Supply Current Supply Current per Input HIGH Dynamic Power Supply Current per Output (2) Total Supply Current Examples (2,4) Test Conditions (1) VCC = Max., VIN = GND or Vcc VCC = Max., VIN = 3.4V VCC = Max., OEA = OEB = GND Outputs Enabled, 50% duty cycle VCC = Max., OEA = OEB = GND 50% duty cycle, fI = 10MHz Five outputs toggling VCC = Max., OEA = OEB = GND 50% duty cycle, fI = 2.5MHz All outputs toggling Typ. (3) 0.005 0.5 0.1 VIN = GND or Vcc VIN = GND or 3.4V VIN = GND or Vcc VIN = GND or 3.4V 8.5 9 5 6 Max. 0.5 2.5 0.2 15.5 16.8 mA 8.8 11.3 Unit mA mA mA/MHz
NOTES: 1. For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics. 2. Guaranteed by design but not tested. CL = 0pF. 3. Typical values are for reference only. Conditions are VCC = 5.0V, TA = 25C. 4. IC = ICC + (ICC)(DH)(NT) + ICCD (fO)(NO) where: DH = Input Duty Cycle NT = Number of TTL HIGH inputs at DH fO = Output Frequency NO = Number of outputs at fO
3
QS5805/A/B GUARANTEED LOW SKEW CMOS CLOCK DRIVER/BUFFER
INDUSTRIAL TEMPERATURE RANGE
SKEW CHARACTERISTICS OVER OPERATING RANGE
TA = -40C to +85C, VCC = 5.0V 10% CLOAD = 50pF, RLOAD = 500 unless otherwise noted.
QS5805 Symbol tSK(01) tSK(02) tSK(P) tSK(T) Parameter (1) Skew between all outputs, same transition, same bank Skew between outputs of all banks, same transition Pulse Skew; skew between opposite transitions of the same output (tPHL - tPLH) Part-to-part skew (2) Min. -- -- -- -- Max. 0.7 0.8 1 1.5 -- -- -- -- QS5805A Min. Max. 0.7 0.8 1 1.5 -- -- -- -- QS5805B Min. Max. 0.7 0.8 1 1.2 Unit
ns ns ns ns
NOTES: 1. Skew parameters are guaranteed across temperature range, but not tested. Skew parameters are measured at 0.5Vcc. 2. tSK(T) only applies to devices of the same transition, part type, temperature, power supply voltage, loading, package, and speed grade.
SWITCHING CHARACTERISTICS OVER OPERATING RANGE
TA = -40C to +85C, VCC = 5.0V 10% CLOAD = 50pF, RLOAD = 500 unless otherwise noted.
QS5805 Symbol tPLH tPHL tPZL tPZH tPLZ tPHZ tR tF Parameter (1) Propagation Delay (2) INA to OAn, INB to OBn Output Enable Time Output Disable Time Output Rise Time Output Fall Time 0.8V to 2V (3) 0.2Vcc to 0.8Vcc 0.8V to 2V (3) 0.2Vcc to 0.8Vcc Min. 1.5 1.5 1.5 -- -- -- -- Max. 5.6 8 7 1.5 3 1.5 3 QS5805A Min. 1.5 1.5 1.5 -- -- -- -- Max. 5.3 8 7 1.5 3 1.5 3 QS5805B Min. 1.5 1.5 1.5 -- -- -- -- Max. 5 7 6 1.5 3 1.5 3 Unit
ns ns ns ns ns ns ns
NOTES: 1. Minimums guaranteed but not production tested. Timing parameters are measured at 0.5Vcc. 2. The propagation delay other range indicated by Min. and Max. specifications results from process and environmental variables. These propagation delays do not imply limit skew. 3. This parameter is guaranteed but not production tested.
4
QS5805/A/B GUARANTEED LOW SKEW CMOS CLOCK DRIVER/BUFFER
INDUSTRIAL TEMPERATURE RANGE
TEST CIRCUITS AND WAVEFORMS
Parameter Tested
Switch Position
tPLZ, tPZL All Others VCC VIN Pulse Generator 50 DUT 50pF 500 VOUT 500
Closed Open
7.0 V
Pulse generator for all pulses: f 1.0MHz; tF 2.5ns; tR 2.5ns
PROPAGATION DELAY
3V INPUT tPLH tPHL VOH 2.0V 0.5Vcc 0.8V VOL tR tF 1.5V 0V INPUT
PULSE SKEW -- tSK(P)
3V 1.5V 0V tPLH OUPUT tPHL VOH 0.5Vcc VOL tSK(p) = tPHL - tPLH
OUPUT
OUTPUT SKEW (SAME BANK) -- tSK(O1)
3V INPUT tPLH1 tPHL1 VOH OUPUT 1 0.5Vcc VOL tSK(01) OUPUT 2 tSK(01) VOH 0.5Vcc VOL tPLH2 tPHL2 OUPUT B OUPUT A 1.5V 0V INPUT
OUPUT SKEW (DIFFERENT BANKS) -- tSK(O2)
3V 1.5V 0V tPLHA tPHLA VOH 0.5Vcc VOL tSK(02) tSK(02) VOH 0.5Vcc VOL tPLHB tPHLB
tSK(01) = tPLH2 - tPLH1 or tPHL2 - tPHL1
tSK(02) = tPLHB - tPLHA or tPHLB - tPHLA
ENABLE AND DISABLE TIMES
ENABLE CONTROL INPUT tPZL OUTPUT NORMALLY LOW SWITCH CLOSED tPZH OUTPUT NORMALLY HIGH SWITCH OPEN 1.5V 0V tPLZ 3V 1.5V 0.3V VOL tPHZ 0.3V VOH PART 2 OUTPUT PART 1 OUTPUT DISABLE 3V 1.5V 0V INPUT
PART-TO-PART SKEW -- tSK(T)
3V 1.5V 0V tPLH1 tPHL1 VOH 0.5Vcc VOL tSK(t) tSK(t) VOH 0.5Vcc VOL tPLH2 tPHL2
tSK(t) = tPLH2 - tPLH1 or tPHL2 - tPHL1
5
QS5805/A/B GUARANTEED LOW SKEW CMOS CLOCK DRIVER/BUFFER
INDUSTRIAL TEMPERATURE RANGE
ORDERING INFORMATION
QS XXXX Device Type XX Package
Q SO
Quarter Size Small Outline Pacakge (SO20-8) Small Outline IC (SO20-2)
5805 5805A 5805B
Guaranteed Low Skew CMOS Clock Driver/Buffer
CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054
for SALES: 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com*
*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2. The IDT logo, QuickSwitch, and SynchroSwitch are registered trademarks of Integrated Device Technology, Inc.
6

▲Up To Search▲

Price & Availability of QS5805AB

	To Download QS5805AB Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .